Si nanocrystals designed for memory applications were prepared in a layered arrangement by using a SiO x / SiO 2 multilayer structure with a variation of the stoichiometry parameter x from 0.9 to 1.63. The stoichiometry of the SiO x layers is controlled by adjusting the oxygen pressure during the growth which influences the resulting area density of the Si nanocrystals after high temperature annealing from around ͑2.8-0.93͒ ϫ 10 12 /cm 2 . The tuning of the Si nanocrystal area density in the layers is demonstrated by transmission electron microscopy as well as by comparison of capacitance-voltage and photoluminescence measurements. The influence of the nanocrystal density on the charge behavior is demonstrated and discussed. Our method realizes a simple way to control the area density by maintaining equally sized nanocrystals, that gives unique possibilities to study the influence of the nanocrystal density on the electrical properties.
I. INTRODUCTION
Nonvolatile memories are fabricated typically with a polycrystalline silicon floating gate or silicon nitride as the charge storage layer. If using a polycrystalline silicon floating gate, then the tunnel oxide should not be too thin to maintain the charge storage behavior. A single leakage path in a polycrystalline Si based memory cell can discharge the memory cell with a loss of the information as a consequence. A drawback of such flash memories is the relative high operation voltage and the slow write/erase speed due to the relatively thick tunnel oxide used. The tunnel oxide thickness is crucial for the device behavior because the programming is done by injecting carriers through it. Thicker oxides require high energy electrons which are injected by FowlerNordheim tunneling or hot-electron injection which limits the programming cycles. Decreasing the tunnel oxide increases the write speed but decreases the retention time. Hence, the used oxide thickness has to be adjusted with respect to the intended application. From a user point of view, memory devices should have a fast erase/write behavior, a long retention time, and a reasonable endurance. From point of application, low voltages in the range of 8 -10 V and retention times of ten years after 10 7 erase/write cycles are in the focus. 1 Recently, floating trap memories based on silicon nitride have been considered which use the naturally established discrete electron traps observed in such materials. However, these kinds of devices are limited by their data endurance due to the shallow trap sites. In contrast, Si nanocrystals ͑NCs͒ can be used as artificially created discrete-trap storage nodes in floating gate devices which could increase the flash memory stability and decrease the node size for higher information density. Such Si nanocrystals embedded in silicon dioxide have attracted an increasing attention over the past decade due to potential applications in nanoelectronics and nanophotonics. Layered arranged Si nanocrystals are discussed as one of the candidates to replace conventional flash memories. [1] [2] [3] When using Si nanocrystals for charge storage devices, then the size, size distribution, and density of the nanocrystals will certainly influence the properties of the devices. 4 Smaller sized Si nanocrystals will offer a better control of the numbers of stored carriers but would also result in an increased spacing energy and Coulomb charging energy, as was demonstrated. 3 The spacing of the nanocrystals should be large enough to prevent a significant dot to dot tunneling at the working temperature of the device. Different methods for preparing Si nanocrystals are reported, such as using chemical vapor deposition ͑CVD͒, 5 the implantation of silicon, 6 or the preparation of a silicon rich silica. 7 The reported sizes are in the range of 1.7-6 nm with a normally rather broad size distribution of some nanometers. [2] [3] [4] [5] [6] [7] The control of the size and size distribution in single and multilayers was demonstrated previously. 8 An independent control of the interdot spacing was not demonstrated so far. Also, a controlled variation of the nanocrystal area density by maintaining the same size and a small size distribution was not possible up to now. The simplest way for size and size distribution is to prepare a layered arrangement of Si nanocrystals as can be accomplished by the deposition of SiO x / SiO 2 multilayers followed by a high temperature annealing. The feasibility of multilevel charges in layered arranged Si nanocrystals in a metal-oxide-semiconductor ͑MOS͒ structure was demonstrated recently. 9 With our method, we have a very simple way to control the area density within the layer by maintaining nearly equally sized nanocrystals, which gives unique possibilities to study the influence of the nanocrystals density ͑without having an additional influence of the NC size͒ on the electrical properties. The properties of the resulting MOS devices as a function of the nanocrystal area density will be discussed in detail. 
II. EXPERIMENTAL DETAILS
The MOS samples were prepared on 4 in. n-type ͑100͒ silicon substrates ͑1-5 ⍀ cm͒ after standard cleaning and HF dip to remove the native oxide. The sample structure contains a stack of three SiO x / SiO 2 layers where the stoichiometry of the SiO x layers was fixed for each of the samples to a different value. First a 4 nm SiO 2 film was deposited as the tunnel oxide, then the three layers of the SiO x ͑4 nm͒ alternated by thin SiO 2 layers ͑3 nm͒ were prepared by alternative thermal evaporation of SiO powder under selected oxygen pressure. An additional SiO 2 layer was evaporated on top as the upper control oxide. For the SiO 2 layers an oxygen pressure of 1 ϫ 10 −4 mbar was always used. For the samples named A, B, C, and D, SiO x layers were prepared with less than 1 ϫ 10 −6 mbar ͑sample A͒, which is the base pressure of our vacuum system, 5 ϫ 10 −6 mbar ͑sample B͒, 1 ϫ 10 −5 mbar ͑sample C͒, and 5 ϫ 10 −5 mbar ͑sample D͒. Sample A represents the control sample with properties already demonstrated in detail before which represents the highest nanocrystal layer density possible by using SiO powder. 8 A summary of the used parameters and results can be found in the Table I . Rutherford backscattering ͑RBS͒ measurements were used for an estimation of the oxygen content. The measurements were done on bulk SiO x films. Afterwards, the samples were annealed sequentially under N 2 atmosphere in a quartz tube furnace at 900°C for 0.5 h to form first the amorphous Si clusters. Then the temperature is raised to 1100°C for 0.5 h to form the Si nanocrystals in the SiO 2 matrix. Photoluminescence spectra were excited by the 325 nm line of a HeCd laser and measured with a liquid nitrogen cooled charge-coupled device ͑CCD͒ array camera attached to a single monochromator. The HeCd laser was focused on a sample area of about 1 mm 2 with a power density of 1.5 W / cm 2 . The spectra were corrected for spectral response of the measurement system. For electrical characterization an aluminum top gate electrode and an Ohmic contact as backside electrode were evaporated after removing the native SiO 2 on the wafer backside by diluted HF. To investigate the trapping characteristics of the structure we performed multiple up-down capacitance-voltage ͑C-V͒ sweeps between inversion and accumulation region of these MOS structures. The measurements were performed at 100 kHz using an HP4194A semiconductor impedance analyzer at room temperature. The layer structure of the annealed samples was checked by transmission electron microscopy ͑TEM͒ in cross section geometry. Figure 1 shows the selected cross section TEM images of the samples. The resulting NCs are spherically in shape and have a good isolation from each other. Please note that the samples prepared in cross section have still a thickness of around 10 nm which means that more than one row of crystals contribute to the TEM image in depth. The samples have silicon NCs with a diameter of 3.8± 0.5 nm as was estimated from the TEM images. The diameter is nearly identical in all of the samples and is controlled by the former SiO layer thickness. The very small deviation in the total thickness of the three layers in the samples demonstrates the process stability of our growth and the good repeatability. Figure 2 shows the photoluminescence ͑PL͒ of the sample series. The PL peak positions of the four samples are around 770 nm but the intensity gradually decreases. The nanocrystal density ratio between the samples might be extracted from the integrated PL intensity under the assumption that the samples are excited by the same power density, using an identical sample area, and samples with a nearly identical diameter of the nanocrystals. As can be seen here, the PL intensity gradually decreases from samples A to D with increasing the O 2 pressure.
III. RESULTS
In Fig. 3 , we selected samples A and D for demonstration of the influence of the nanocrystal density on the charge behavior. A family of C-V hysteresis curves is observed which is presented here for typical programming biases. The C-V hysteresis is caused by the trapping, storing, and detrapping of carriers to and from the silicon nanocrystals. 10 Ap- plying higher bias at the gate results in a wider corresponding hysteresis because of the sequential charging of the three nanocrystal layers. 9 The narrowest C-V loop corresponds to the charging of the first layer only, the middle one to the charging of the first and second layers, and the widest one to the charging of all three layers. Comparing the behavior of samples having different densities of nanocrystals we observe a continuous decrease of the flatband shift with the decreasing NC density in the layers as is shown in Figs. 3͑a͒ and 3͑b͒. As will be discussed below, the nanocrystal density can be estimated using the flatband shift and the respective charge equation developed before. 9 As a result, one of the essential growth parameter, the oxygen pressure, can be correlated to the resulting area nanocrystal density as summarized in Table I and graphically presented in Fig. 4 . The PL intensity and the flatband shift in C-V are both directly depending on the NC density; hence, both measurements represent an independent way for an estimate of the NC density. As can be seen in Fig. 5 , the NC density estimated from C-V measurements scales linearly with the integrated PL intensity; the implications of this relation will be discussed below. Figure 6 demonstrates the nanocrystal density dependence of the memory window, i.e., flatband shift. Comparing now the samples having an increased nanocrystal density, we observe an increased flatband shift. For each sample, we sequentially charge the layers by increasing the programming bias. So comparing the samples, we find that the memory window linearly scales with the PL intensity, and hence the nanocrystal density, under variable programming bias.
IV. DISCUSSION
One crucial step in sample preparation is the crystal formation because only samples with well established and isolated nanocrystals are showing the charge storage behavior. We tested pieces of the same samples after a 900°C anneal. However, no charge storage was observed. As suggested by Yi et al., 10 annealing at 900°C results in a complete phase separation of the former SiO layers but with amorphous Si nanocluster surrounded by amorphous SiO 2 . Above 900°C, the crystallization of amorphous clusters into Si nanocrystals takes place. In our samples, the additional oxygen during the growth results in an increased SiO 2 and a decreased Si percentage. Hence, the additional SiO 2 forces the Si clusters to be more separated from each other within the layers com- 
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Lu et al. J. Appl. Phys. 100, 014310 ͑2006͒ pared to the samples previously produced in our group. [8] [9] [10] [11] A decrease in size can be excluded because the deviation in the PL peak position observed for the samples is in the order of the fabrication tolerance. In contrast to the annealing of 1 h at 1100°C, we normally used for multilayers, we chose here a variation of the annealing process to reduce the thermal budget and the danger of destroying the layers by oxidation. We annealed the samples for 30 min at 900°C to form the amorphous Si clusters. At this temperature, oxidation of the clusters by diffusion of residual oxygen into the films is drastically reduced and hence the delicate layers are conserved. The additional annealing at 1100°C for 30 min will then transform the amorphous Si nuclei into nanocrystals. The nearly constant PL peak position observed for the samples prepared with the same layer thickness but variable oxygen content is a clear hint that the average nanocrystal size is the same within the limit of our preparation. Under the assumption of equally sized nanocrystals, the radiative lifetime rad and the absorption cross section of such nanocrystals are the same. Using the same area flux density of exciting photons I ex , the PL intensity I PL depends mainly on the total number of excited nanocrystals N according to the equation suggested by Kovalev et al.,
where the absorption cross-section of a nanocrystal ͑E ex − E gap ͒ is both detection and excitation energy dependent. N can be estimated, if the same excitation I ex is used. Hence, the ratio of the integrated PL intensities of our samples scales directly to the nanocrystal density of the samples which is 1:0.84:0.68:0.35 ͑normalized to the sample with SiO layers͒, respectively. The results are summarized in Table I . The change in the average density of the crystals is hard to prove by TEM cross sectional investigation because each of the images still represents an overlay of a different number of NC rows. The final thinning of the TEM samples is different for each case and the image conditions also depend on the spot under investigation. The NC density also can be obtained from C-V measurements. From our TEM investigations, we found that the total thickness of sample A is slightly larger as in the other samples, so in the C-V curves, its capacitance in accumulation C oxide is smaller than that of the other samples, which is consistent with the expression given in literature. 13 The upper oxide thicknesses and size of the dots for each layer were measured from the TEM images. According to the suggested fixed oxide charge model, the theoretical value of the flatband shift of multilayer charges can be estimated as follows:
where ⌬V FB T is the flatband shift, t upper is the upper control gate oxide thickness, t dot is the silicon nanocrystal diameter, and ox and Si are the permittivities of the oxide and silicon, respectively. t upperN is the upper control gate oxide thickness of the Nth layer of NCs. In the limit of one layer of Si nanocrystals, the above formula is consistent with the equation of Tiwari et al. 2 For simplicity, we assume that within one sample all layers have the same nanocrystal density. Assuming now only one trapped carrier per NC, the values of flatband shifts of the sequentially charged layers are obtained from the C-V curves. We calculated the average NC densities assuming a charging of all three layers. The results are summarized in Table I . As can be seen, the calculated nanocrystal density shows a similar ratio dependence as the integrated ͑normalized͒ PL intensity. Figure 4 shows the Si NC density calculated from the C-V measurements as a function of the oxygen pressure. From the fitting of the curve we obtained the expression: D = 0.9+ 2.1 exp͑−P /10 −5 ͒, where D is the nanocrystal area density ͑unit of 10 12 cm −2 ͒ and P is the oxygen pressure ͑unit of mbars͒. The empirical formula can be used for a rough prediction of the nanocrystal area density. The upper limit of the area density under the conditions of using a SiO powder, an ultimate small base pressure of 0 mbar, and a layer thickness of around 4 nm is around 3 ϫ 10 12 /cm 2 . The lower limit, however, which would be a density of 0.9ϫ 10 12 /cm 2 for a very high oxygen pressure is not correct, because for a pressure of 1 ϫ 10 −4 mbar the resulting layer is already consisting of SiO 2 which does not contain any nanocrystals. A larger density is possible if the size of the nanocrystals is decreased, which could be realized with thinner SiO x layers. Based on the estimated NC density and under the assumption of equally sized spherical nanocrystals we can estimate the average distance between the nanocrystals by using a simple geometric model of putting equally sized spheres with a certain density on a plane in a regular way. Then the medium distance between the spheres can be estimated which tunes from 2.2 to 6.7 nm for changing the stoichiometry from around 0.9 to 1.63. Hence, we can systematically adjust the separation of the NCs into the range needed for avoiding an in-plane carrier leakage between adjacent nanocrystals. The nanocrystal density calculated from the flatband behavior is linearly related to the observed PL intensity relation ͑see Fig. 5͒ as one would expect. Both properties can equally be used for device characterization.
In Fig. 6 , the relationship between the memory window under different biases and the integrated photoluminescence intensity is shown. The observed linear trend under variable programming biases is in agreement with our above discussion. Interestingly, all the linear fits overlap at the zero point, which means zero nanocrystal density results in zero PL intensity, as one would expect. In addition, with a proper desired nanocrystal density the memory window of each of the layers can be designed by a properly chosen oxygen content. This offers extended possibilities for device design and optimization. This approach is universal not only for group IV nanocrystals but might also be used for other materials which are derived from the decomposition of their oxide. In addition, this approach might allow to design single electron transistors with only one nanocrystal in the channel.
V. CONCLUSION
Si nanocrystal based MOS structures for nonvolatile memories were realized by depositing SiO 2 / SiO x / SiO 2 multilayer stacks. A simple approach to control the area density of the Si nanocrystals within each layer was demonstrated by varying the stoichiometry of the SiO x layers. The varied stoichiometry results in a varied area density of the nanocrystals after high temperature annealing of the multilayer stacks as was demonstrated by TEM, photoluminescence, and by the results of the electrical characterization. Based on the results reported here, an adaptive design of Si nanocrystal based memories can be accomplished with an independent variation of the nanocrystal density from 0.9 ϫ 10 12 up to 2.8ϫ 10 12 /cm 2 within each of the layers, which represents an averaged distance between the NCs from 2.2 up to 6.7 nm. The thickness of the SiO x layers can be used for size control. The in-plane distance of the nanocrystals can be adjusted by the stoichiometry of the SiO x . In addition, the realization of multilayers can be used for multibit/cell operation.
